- Typ
- Artikel in einem Journal
- Gebiet
- Detektorentwicklung
- Autor
- M. Lupberger, K. Desch, J. Kaminski
- Titel
- Implementation of the Timepix ASIC in the Scalable Readout System
- Datum
- 2016-05
- Reportnummer
- NIMA 830 (2016) 75-81
- Kurzfassung
- We report on the development of electronics hardware, FPGA firmware and software to provide a flexible multi-chip readout of the Timepix ASIC within the framework of the Scalable Readout System (SRS). The system features FPGA-based zero-suppression and the possibility to read out up to 4×8 chips with a single Front End Concentrator (FEC). By operating several FECs in parallel, in principle an arbitrary number of chips can be read out, exploiting the scaling features of SRS. Specifically, we tested the system with a setup consisting of 160 Timepix ASICs, operated as GridPix devices in a large TPC field cage in a 1 T magnetic field at a DESY test beam facility providing an electron beam of up to 6 GeV.
We discuss the design choices, the dedicated hardware components, the FPGA firmware as well as the performance of the system in the test beam
- Journal
- doi:10.1016/j.nima.2016.05.043